OpenRISC 1200
Open source microprocessor / From Wikipedia, the free encyclopedia
Dear Wikiwand AI, let's keep it short by simply answering these key questions:
Can you list the top facts and stats about OpenRISC 1200?
Summarize this article for a 10 year old
SHOW ALL QUESTIONS
The OpenRISC 1200 (OR1200) is an implementation of the open source OpenRISC 1000 RISC architecture.[1][better source needed]
This article needs additional citations for verification. (April 2023) |
A synthesizable CPU core, it was for many years maintained by developers at OpenCores.org, although, since 2015, that activity has now been taken over by the Free and Open Source Silicon Foundation at the librecores.org website. The Verilog RTL description is released under the GNU Lesser General Public License (LGPL).